# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 


#### Abstract

General Description The MAX8741/MAX8742 are buck-topology, step-down, switch-mode, power-supply controllers that generate logic-supply voltages in battery-powered systems. These high-performance, dual/triple-output devices include onboard power-up sequencing, power-good signaling with delay, digital soft-start, secondary winding control, lowdropout circuitry, internal frequency-compensation networks, and automatic bootstrapping. Up to 97\% efficiency is achieved through synchronous rectification and Maxim's proprietary Idle Mode ${ }^{\text {TM }}$ control scheme. Efficiency is greater than $80 \%$ over a 1000:1 load-current range, which extends battery life in system suspend or standby mode. Excellent dynamic response corrects output load transients within five clock cycles. Strong 1A on-board gate drivers ensure fast external n-channel MOSFET switching. These devices feature a logic-controlled and synchronizable, fixed-frequency, pulse-width-modulation (PWM) operating mode. This reduces noise and RF interference in sensitive mobile communications and pen-entry applications. Asserting the $\overline{\text { SKIP }}$ pin enables fixed-frequency mode, for lowest noise under all load conditions. The MAX8741/MAX8742 include two PWM regulators, adjustable from 2.5 V to 5.5 V with fixed 5.0 V and 3.3 V modes. All these devices include secondary feedback regulation, and the MAX8742 contains a $12 \mathrm{~V} / 120 \mathrm{~mA}$ linear regulator. The MAX8741 includes a secondary feedback input (SECFB), plus a control pin (STEER) that selects which PWM (3.3V or 5 V ) receives the secondary feedback signal. SECFB provides a method for adjusting the secondary winding voltage regulation point with an external resistor-divider, and is intended to aid in creating auxiliary voltages other than fixed 12 V . The MAX8741/MAX8742 contain internal output overvolt-age- and undervoltage-protection features.


## Applications

Notebook and Subnotebook Computers
PDAs and Mobile Communicators
Desktop CPU Local DC-DC Converters

[^0]Pin Configurations appear at end of data sheet.

Features

- 97\% Efficiency
-4.2V to 30V Input Range
- 2.5V to 5.5V Dual Adjustable Outputs
- Selectable 3.3V and 5V Fixed or Adjustable Outputs (Dual Mode ${ }^{\text {TM }}$ )
- 12V Linear Regulator
- Adjustable Secondary Feedback (MAX8741)
- 5V/50mA Linear-Regulator Output
- Precision 2.5V Reference Output
- Programmable Power-Up Sequencing
- Power-Good (RESET) Output
- Output Overvoltage Protection
- Output Undervoltage Shutdown
- 333kHz/500kHz Low-Noise, Fixed-Frequency Operation
- Low-Dropout, 98\% Duty-Factor Operation
- 2.5mW Typical Quiescent Power (12V Input, Both SMPSs On)
- 4 4 A Typical Shutdown Current

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX8741EAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX8741EAI + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX8741ETJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |
| MAX8741ETJ+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |

+Denotes lead-free package.
Ordering Information continued at end of data sheet.
Functional Diagram


# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

## ABSOLUTE MAXIMUM RATINGS

| V+ to GND | 0.3 V to +36 V |
| :---: | :---: |
| PGND to GND. | $\pm 0.3 \mathrm{~V}$ |
| $V_{L}$ to GND | -0.3V to +6V |
| BST3, BST5 to GND | -0.3V to +36V |
| CSH3, CSH5 to GND | -0.3V to +6V |
| FB3 to GND . | -0.3V to (CSL3 + 0.3V) |
| FB5 to GND | .-0.3V to (CSL5 +0.3V) |
| LX3 to BST3. | -6 V to +0.3V |
| LX5 to BST5. | -6V to +0.3V |
| REF, SYNC, SEQ, STEER, SKIP, |  |
| TIME/ON5, SECFB, RESET to GND | .....-0.3V to (VL + 0.3V) |
| VDD to GND. | .......-0.3V to +20V |
| RUN/ON3, SHDN to GND. | -0.3V to (V+ + 0.3V) |
| 12OUT to GND | .-0.3V to (VDD + 0.3V) |
| DL3, DL5 to PGND. | .-0.3V to (VL+0.3V) |

DH3 to LX3 $\ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 V ~ t o ~(B S T 3 ~$ + 0.3 V )

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V+=15 \mathrm{~V}\right.$, both PWM on, $S Y N C=V_{L}, V_{L}$ load $=0$, REF load $=0, \overline{S K I P}=0, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAIN SMPS CONTROLLERS |  |  |  |  |  |
| Input Voltage Range |  | 4.2 |  | 30.0 | V |
| 3V Output Voltage in Adjustable Mode | $\mathrm{V}+=4.2 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{CSH} 3-\mathrm{CSL} 3=0$ CSL3 connected to FB3 | 2.42 | 2.5 | 2.58 | V |
| 3V Output Voltage in Fixed Mode | $\begin{aligned} & \mathrm{V}+=4.2 \mathrm{~V} \text { to } 30 \mathrm{~V}, 0<\mathrm{CSH} 3-\mathrm{CSL} 3 \\ & <80 \mathrm{mV}, \text { FB3 }=0 \end{aligned}$ | 3.20 | 3.39 | 3.47 | V |
| 5 V Output Voltage in Adjustable Mode | $\mathrm{V}+=4.2 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{CSH} 5-\mathrm{CSL} 5=0$ <br> CSL5 connected to FB5 | 2.42 | 2.5 | 2.58 | V |
| 5V Output Voltage in Fixed Mode | $\begin{aligned} & \mathrm{V}+=5.3 \mathrm{~V} \text { to } 30 \mathrm{~V}, 0<\mathrm{CSH} 5-\mathrm{CSL} 5 \\ & <80 \mathrm{mV}, \mathrm{FB5}=0 \end{aligned}$ | 4.85 | 5.13 | 5.25 | V |
| Output Voltage Adjust Range | Either SMPS | REF |  | 5.5 | V |
| Adjustable-Mode Threshold Voltage | Dual-mode comparator | 0.5 |  | 1.1 | V |
| Load Regulation | Either SMPS, $0<\mathrm{CSH}_{-}-\mathrm{CSL}$ - < 80mV |  | -2 |  | \% |
| Line Regulation | Either SMPS, 5.2V < V+ < 30V |  | 0.03 |  | \%/V |
| Current-Limit Threshold | CSH3 - CSL3 or CSH5 - CSL5 | 80 | 100 | 120 | mV |
|  | $\overline{\mathrm{SKIP}}=\mathrm{V}_{\text {L }}$ or $\mathrm{V}_{\mathrm{DD}}<13 \mathrm{~V}$ or SECFB $<2.44 \mathrm{~V}$ | -50 | -100 | -150 |  |
| Idle-Mode Threshold | $\overline{\mathrm{SKIP}}=0$, not tested | 10 | 25 | 40 | mV |
| Soft-Start Ramp Time | From enable to $95 \%$ full current limit with respect to fosc (Note 1) |  | 512 |  | Clks |
| Oscillator Frequency | SYNC = VL | 450 | 500 | 550 | kHz |
|  | SYNC $=0$ | 283 | 333 | 383 |  |

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V+=15 \mathrm{~V}\right.$, both PWM on, $S Y N C=V_{L}, V_{L}$ load $=0$, REF load $=0, \overline{S K I P}=0, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Duty Factor | SYNC $=$ VL |  | 95 | 97 |  | \% |
|  | SYNC = 0 (Note 2) |  | 96.5 | 98 |  |  |
| SYNC Input High Pulse Width | Not tested |  | 200 |  |  | ns |
| SYNC Input Low Pulse Width | Not tested |  | 200 |  |  | ns |
| SYNC Rise/Fall Time | Not tested |  |  |  | 200 | ns |
| SYNC Input-Frequency Range |  |  | 400 |  | 583 | kHz |
| Current-Sense Input Leakage Current | $\begin{aligned} & V_{+}=V_{L}=0, \\ & \text { CSL3 }=\text { CSH3 }=\mathrm{CSL} 5 \end{aligned}$ | $=\mathrm{CSH} 5=5.5 \mathrm{~V}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| FLYBACK CONTROLLER |  |  |  |  |  |  |
| VDD Regulation Threshold | Falling edge (MAX8742) |  | 13 |  | 14 | V |
| SECFB Regulation Threshold | Falling edge (MAX8741) |  | 2.44 |  | 2.60 | V |
| DL Pulse Width | $\mathrm{V}_{\mathrm{DD}}<13 \mathrm{~V}$ or SECFB < 2.44 V |  |  | 0.75 |  | $\mu \mathrm{s}$ |
| VDD Shunt Threshold | Rising edge, hysteresis $=1 \%$ (MAX8742) |  | 18 |  | 20 | V |
| VDD Shunt Sink Current | $V_{D D}=20 \mathrm{~V}$ (MAX8742) |  | 10 |  |  | mA |
| VDD Leakage Current | $V_{D D}=5 \mathrm{~V}$, off mode (Note 3) |  |  |  | 30 | $\mu \mathrm{A}$ |
| 12V LINEAR REGULATOR (MAX8742) |  |  |  |  |  |  |
| 12OUT Output Voltage | 13 V < $\mathrm{V}_{\mathrm{DD}}<18 \mathrm{~V}, 0<\mathrm{ILOAD}$ < 120mA |  | 11.65 | 12.10 | 12.50 | V |
| 12OUT Current Limit | 12OUT forced to 11V, $\mathrm{V}_{\mathrm{DD}}=13 \mathrm{~V}$ |  |  | 150 |  | mA |
| Quiescent V ${ }_{\text {DD }}$ Current | $V_{D D}=18 \mathrm{~V}$, run mode, no 12OUT load |  |  | 50 | 100 | $\mu \mathrm{A}$ |
| INTERNAL REGULATOR AND REFERENCE |  |  |  |  |  |  |
| V L Output Voltage | $\begin{aligned} & \overline{\mathrm{SHDN}}=\mathrm{V}+, \mathrm{RUN} / \mathrm{ON} 3=\text { TIME/ON5 }=0, \\ & 5.4 \mathrm{~V}<\mathrm{V}+<30 \mathrm{~V}, 0 \mathrm{~mA}<\operatorname{ILOAD}<50 \mathrm{~mA} \end{aligned}$ |  | 4.7 |  | 5.1 | V |
| V L Undervoltage-Lockout Fault Threshold | Falling edge, hysteresis = 1\% |  | 3.5 | 3.6 | 3.7 | V |
| VL Switchover Threshold | Rising edge of CSL5, hysteresis $=1 \%$ |  | 4.2 | 4.5 | 4.7 | V |
| REF Output Voltage | No external load (Note 4) |  | 2.45 | 2.5 | 2.55 | V |
| REF Load Regulation | $0<1$ LOAD < 50hA |  |  |  | 12.5 | mV |
|  | $0<1$ LOAD $<5 \mathrm{~mA}$ |  |  |  | 100.0 |  |
| REF Sink Current |  |  | 10 |  |  | $\mu \mathrm{A}$ |
| REF Fault-Lockout Voltage | Falling edge |  | 1.8 |  | 2.4 | V |
| V+ Operating Supply Current | VL switched over to CSL5, 5V SMPS on |  |  | 5 | 50 | $\mu \mathrm{A}$ |
| V+ Standby Supply Current | V+ = 5.5 V to 30 V , both SMPSs off, includes current into SHDN |  |  | 30 | 60 | $\mu \mathrm{A}$ |
| V+ Standby Supply Current in Dropout | $\mathrm{V}+=4.2 \mathrm{~V}$ to 5.5 V , both SMPSs off, includes current into $\overline{\text { SHDN }}$ |  |  | 50 | 200 | $\mu \mathrm{A}$ |
| V+ Shutdown Supply Current | $\mathrm{V}+=4.0 \mathrm{~V}$ to 30V, $\overline{\text { SHDN }}=0$ |  |  | 4 | 10 | $\mu \mathrm{A}$ |
| Quiescent Power Consumption | Both SMPSs enabled,$\begin{aligned} & \mathrm{FB} 3=\mathrm{FB} 5=0, \\ & \mathrm{CSL} 3=\mathrm{CSH} 3=3.5 \mathrm{~V}, \\ & \mathrm{CSL} 5=\mathrm{CSH} 5=5.3 \mathrm{~V} \end{aligned}$ | MAX8742 |  | 2.5 | 4 | mW |
|  |  | MAX8741 |  | 1.5 | 4 |  |

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}+=15 \mathrm{~V}\right.$, both PWM on, $\mathrm{SYNC}=\mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{L}}$ load $=0$, REF load $=0, \overline{\mathrm{SKIP}}=0, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAULT DETECTION |  |  |  |  |  |  |
| Overvoltage Trip Threshold | With respect to unloaded output voltage |  | 4 | 7 | 10 | \% |
| Overvoltage Fault Propagation Delay | CSL_ driven $2 \%$ above overvoltage trip threshold |  |  | 1.5 |  | $\mu \mathrm{S}$ |
| Output Undervoltage Threshold | With respect to unloaded output voltage |  | 60 | 70 | 80 | \% |
| Output Undervoltage-Lockout Time | From each SMPS enabled, with respect to fosc |  | 3300 | 4096 | 4700 | Clks |
| Thermal-Shutdown Threshold | Typical hysteresis $=10^{\circ} \mathrm{C}$ |  |  | +150 |  | ${ }^{\circ} \mathrm{C}$ |
| RESET |  |  |  |  |  |  |
| $\overline{\text { RESET Trip Threshold }}$ | With respect to unloaded output voltage, falling edge; typical hysteresis = 1\% |  | -7 | -5.5 | -4 | \% |
| $\overline{\mathrm{RESET}}$ Propagation Delay | Falling edge, CSL_ driven $2 \%$ below $\overline{\text { RESET }}$ trip threshold |  |  | 1.5 |  | $\mu \mathrm{S}$ |
| RESET Delay Time | With respect to fosc |  | 27,000 | 32,000 | 37,000 | Clks |
| INPUTS AND OUTPUTS |  |  |  |  |  |  |
| Feedback-Input Leakage Current | FB3, FB5; SECFB $=2.6 \mathrm{~V}$ |  |  | 1 | 50 | nA |
| Logic Input-Low Voltage | RUN/ON3, $\overline{\text { SKIP, TIME/ON5 (SEQ = REF), }}$ SHDN, STEER, SYNC |  |  |  | 0.6 | V |
| Logic Input-High Voltage | RUN/ON3, $\overline{\text { SKIP, TIME/ON5 (SEQ = REF), }}$ SHDN, STEER, SYNC |  | 2.4 |  |  | V |
| Input Leakage Current | RUN/ON3, SKIP, TIME/ON5 (SEQ = REF), <br> SHDN, STEER, SYNC, SEQ; VPIN $=0 \mathrm{~V}$ or 3.3 V |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Logic Output-Low Voltage | $\overline{\mathrm{RESET}}$, ISINK $=4 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| Logic Output-High Current | $\overline{\mathrm{RESET}}=3.5 \mathrm{~V}$ |  | 1 |  |  | mA |
| TIME/ON5 Input Trip Level | SEQ $=0$ or $\mathrm{V}_{\mathrm{L}}$ |  | 2.4 |  | 2.6 | V |
| TIME/ON5 Source Current | TIME/ON5 $=0, \mathrm{SEQ}=0$ or $\mathrm{V}_{\mathrm{L}}$ |  | 2.5 | 3 | 3.5 | $\mu \mathrm{A}$ |
| TIME/ON5 On-Resistance | TIME/ON5; RUN/ON3 = 0, SEQ = 0 or VL |  |  | 15 | 80 | $\Omega$ |
| Gate-Driver Sink/Source Current | DL3, DH3, DL5, DH5; forced to 2V |  |  | 1 |  | A |
| Gate-Driver On-Resistance | High or low (Note 5) | SSOP package |  | 1.5 | 7 | $\Omega$ |
|  |  | QFN package |  | 1.5 | 8 |  |

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

## ELECTRICAL CHARACTERISTICS

$\left(V+=15 \mathrm{~V}\right.$, both PWM on, $\mathrm{SYNC}=\mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{L}}$ load $=0$, REF load $=0, \overline{\mathrm{SKIP}}=0, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 \mathbf { 0 } ^ { \circ } \mathbf { C }}$ to $\mathbf{+ 8 5} \mathbf{5}^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 6)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| MAIN SMPS CONTROLLERS |  |  |  |  |
| Input Voltage Range |  | 4.2 | 30.0 | V |
| 3 V Output Voltage in Adjustable Mode | $\mathrm{V}+=4.2 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{CSH} 3-\mathrm{CSL} 3=0$ CSL3 connected to FB3 | 2.42 | 2.58 | V |
| 3 V Output Voltage in Fixed Mode | $\begin{aligned} & \mathrm{V}+=4.2 \mathrm{~V} \text { to } 30 \mathrm{~V}, 0<\mathrm{CSH} 3-\mathrm{CSL3} \\ & <80 \mathrm{mV}, \text { FB3 }=0 \end{aligned}$ | 3.20 | 3.47 | V |
| 5 V Output Voltage in Adjustable Mode | V+ = 4.2V to 30V, CSH5 - CSL5 = 0, CSL5 connected to FB5 | 2.42 | 2.58 | V |
| 5 V Output Voltage in Fixed Mode | $\begin{aligned} & \text { V+ = } 5.3 \mathrm{~V} \text { to } 30 \mathrm{~V}, 0<\mathrm{CSH} 5-\mathrm{CSL} 5 \\ & <80 \mathrm{mV}, \text { FB5 }=0 \end{aligned}$ | 4.85 | 5.25 | V |
| Output Voltage Adjust Range | Either SMPS | REF | 5.5 | V |
| Adjustable-Mode Threshold Voltage | Dual-mode comparator | 0.5 | 1.1 | V |
| Current-Limit Threshold | CSH3 - CSL3 or CSH5 - CSL5 | 80 | 120 | mV |
|  | $\overline{\mathrm{SKIP}}=\mathrm{V}_{\mathrm{L}}$ or $\mathrm{V}_{\mathrm{DD}}<13 \mathrm{~V}$ or SECFB $<2.44 \mathrm{~V}$ | -50 | -150 |  |
| Oscillator Frequency | SYNC $=$ VL | 450 | 550 | kHz |
|  | SYNC $=0$ | 283 | 383 |  |
| Maximum Duty Factor | SYNC $=\mathrm{V}_{\mathrm{L}}$ | 95 |  | \% |
|  | SYNC = 0 (Note 2) | 97 |  |  |
| SYNC Input Frequency Range |  | 400 | 583 | kHz |
| FLYBACK CONTROLLER |  |  |  |  |
| VDD Regulation Threshold | Falling edge (MAX8742) | 13 | 14 | V |
| SECFB Regulation Threshold | Falling edge (MAX8741) | 2.44 | 2.60 | V |
| VDD Shunt Threshold | Rising edge, hysteresis $=1 \%$ (MAX8742) | 18 | 20 | V |
| VDD Shunt Sink Current | $V_{D D}=20 \mathrm{~V}$ (MAX8742) | 10 |  | mA |
| 12V LINEAR REGULATOR (MAX8742) |  |  |  |  |
| 12OUT Output Voltage | $13 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<18 \mathrm{~V}, 0 \mathrm{~mA}$ < $\mathrm{I}_{\text {LOAD }}<100 \mathrm{~mA}$ | 11.65 | 12.50 | V |
| Quiescent VDD Current | $V_{D D}=18 \mathrm{~V}$, run mode, no 120UT load |  | 100 | $\mu \mathrm{A}$ |
| INTERNAL REGULATOR AND REFERENCE |  |  |  |  |
| VL Output Voltage | $\begin{aligned} & \overline{\text { SHDN }}=\mathrm{V}+, \text { RUN } / O N 3=\text { TIME } / O N 5=0, \\ & 5.4 \mathrm{~V}<\mathrm{V}+<30 \mathrm{~V}, 0<\text { ILOAD }<50 \mathrm{~mA} \end{aligned}$ | 4.7 | 5.1 | V |
| VL Undervoltage-Lockout Fault Threshold | Falling edge, hysteresis = 1\% | 3.5 | 3.7 | V |
| VL Switchover Threshold | Rising edge of CSL5, hysteresis $=1 \%$ | 4.2 | 4.7 | V |
| REF Output Voltage | No external load (Note 4) | 2.45 | 2.55 | V |
| REF Load Regulation | $0<\operatorname{lLOAD}<50 \mu \mathrm{~A}$ |  | 12.5 | mV |
|  | $0<1$ LOAD $<5 \mathrm{~mA}$ |  | 100.0 |  |
| REF Sink Current |  | 10 |  | $\mu \mathrm{A}$ |
| REF Fault-Lockout Voltage | Falling edge | 1.8 | 2.4 | V |
| V+ Operating Supply Current | VL switched over to CSL5, 5V SMPS on |  | 50 | $\mu \mathrm{A}$ |

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}+=15 \mathrm{~V}\right.$, both PWM on, $S Y N C=V_{L}, V_{L}$ load $=0$, REF load $=0, \overline{S K I P}=0, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 6)


Note 1: Each of the four digital soft-start levels is tested for functionality; the steps are typically in 20 mV increments.
Note 2: High duty-factor operation supports low input-to-output differential voltages, and is achieved at a lowered operating frequency (see the Dropout Operation section).
Note 3: Off mode for the MAX8742 12 V linear regulator occurs when the SMPS that has flyback feedback (VDD) steered to it is disabled. In situations where the main outputs are being held up by external keep-alive supplies, turning off the 12OUT regulator prevents a leakage path from the output-referred flyback winding, through the rectifier, and into $V_{D D}$.
Note 4: Since the reference uses $V_{L}$ as its supply, the reference's $V+$ line-regulation error is insignificant.
Note 5: Production testing limitations due to package handling require relaxed maximum on-resistance specifications for the thin QFN package. The SSOP and thin QFN packages contain the same die, and the thin QFN package imposes no additional resistance in circuit.
Note 6: Specifications from $0^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

## Typical Operating Characteristics

(Circuit of Figure 1, Table 1, $6 \mathrm{~A} / 500 \mathrm{kHz}$ components, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

Typical Operating Characteristics (continued)
(Circuit of Figure 1, Table 1, $6 \mathrm{~A} / 500 \mathrm{kHz}$ components, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

Pin Description

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- | :--- |
| SSOP | TQFN |  |  |

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

Pin Description (continued)

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| SSOP | TQFN |  | FUNCTION |

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown



Figure 1. Standard 3.3V/5V Application Circuit (MAX8741)

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 


#### Abstract

Standard Application Circuit The basic MAX8741 dual-output 3.3V/5V buck converter (Figure 1) is easily adapted to meet a wide range of applications with inputs up to 28 V by substituting components from Table 1. These circuits represent a good set of tradeoffs between cost, size, and efficiency, while staying within the worst-case specification limits for stress-related parameters, such as capacitor ripple current. Do not change the frequency of these circuits without first recalculating component values (particularly inductance value at maximum battery voltage). Adding a Schottky rectifier across each synchronous rectifier improves the efficiency of these circuits by approximately $1 \%$, but this rectifier is otherwise not needed because the MOSFETs required for these circuits typically incorporate a high-speed silicon diode from drain to source. Use a Schottky rectifier rated at a DC current equal to at least one-third of the load current.


## Detailed Description

The MAX8741/MAX8742 are dual, BiCMOS, switchmode power-supply controllers designed primarily for buck-topology regulators in battery-powered applications where high-efficiency and low-quiescent supply current are critical. Light-load efficiency is enhanced by automatic idle-mode operation, a variable-frequency pulse-skipping mode that reduces transition and gatecharge losses. Each step-down, power-switching circuit consists of two n-channel MOSFETs, a rectifier, and an LC output filter. The output voltage is the average AC voltage at the switching node, which is regulated by changing the duty cycle of the MOSFET switches. The gate-drive signal to the n-channel highside MOSFET must exceed the battery voltage, and is provided by a flying-capacitor boost circuit that uses a 100 nF capacitor connected to BST_.

## Table 1. Component Selection for Standard 3.3V/5V Application

| COMPONENT | LOAD CURRENT |  |  |
| :---: | :---: | :---: | :---: |
|  | 4A/333kHz | 4A/500kHz | 6A/500kHz |
| Input Range | 7 V to 24V | 7 V to 24 V | 7 V to 24 V |
| Frequency | 333 kHz | 500 kHz | 500 kHz |
| Q1, Q3 High-Side MOSFETs | 1/2 Fairchild FDS6982S or 1/2 International Rectifier IRF7901D1 | 1/2 Fairchild FDS6982S or 1/2 International Rectifier IRF7901D1 | Fairchild FDS6612A or International Rectifier IRF7807V |
| Q2, Q4 Low-Side MOSFETs with Integrated Schottky Diodes | 1/2 Fairchild FDS6982S or 1/2 International Rectifier IRF7901D1 | 1/2 Fairchild FDS6982S or 1/2 International Rectifier IRF7901D1 | Fairchild FDS6670S or International Rectifier IRF7807DV1 |
| C3 Input Capacitor | $3 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}$ ceramic Taiyo Yuden TMK432BJ106KM | $3 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}$ ceramic Taiyo Yuden TMK432BJ106KM | $4 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}$ ceramic Taiyo Yuden TMK432BJ106KM |
| C1 Output Capacitor | 150 1 F, 6V POSCAP Sanyo 6TPC150M | 150رF, 6V POSCAP Sanyo 6TPC150M | $2 \times 150 \mu F$, 6V POSCAP Sanyo 6TPC150M |
| C2 Output Capacitor | $2 \times 150 \mu F$, 4V POSCAP Sanyo 4TPC150M | $2 \times 150 \mu \mathrm{~F}, 4 \mathrm{~V}$ POSCAP <br> Sanyo 4TPC150M | $2 \times 220 \mu \mathrm{~F}, 4 \mathrm{~V}$ POSCAP <br> Sanyo 4TPC220M |
| R1, R2 Resistors | $0.018 \Omega$ <br> Dale WSL2512-R018-F | $0.018 \Omega$ <br> Dale WSL2512-R018-F | $0.012 \Omega$ <br> Dale WSL2512-R012-F |
| L1 Inductor | $10 \mu \mathrm{H}, 4.5 \mathrm{~A}$ Ferrite Sumida CDRH124-100 | 7.0нH, 5.2A Ferrite <br> Sumida CEl122-H-7RO | 4.2 $2 \mathrm{H}, 6.9 \mathrm{~A}$ Ferrite Sumida CEI122-H-4R2 |
| L2 Inductor | 7.0 H , 5.2A Ferrite Sumida CEI122-H-7RO | $5.6 \mu \mathrm{H}, 5.2 \mathrm{~A}$ Ferrite Sumida CEI122-H-5R6 | $4.2 \mu \mathrm{H}, 6.9 \mathrm{~A}$ Ferrite Sumida CEI122-H-4R2 |

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

## Table 2. Component Suppliers

| MANUFACTURER | WEBSITE |
| :--- | :--- |
| Dale-Vishay | www.vishay.com |
| Fairchild Semiconductor | www.fairchildsemi.com |
| International Rectifier | www.irf.com |
| Sanyo | www.sanyo.com |
| Sumida | www.sumida.com |
| Taiyo Yuden | www.t-yuden.com |

The MAX8741/MAX8742 contain 10 major circuit blocks (Figure 2).
The two pulse-width-modulation (PWM) controllers each consist of a dual-mode feedback network and multiplexer, a multi-input PWM comparator, high-side and low-side gate drivers, and logic. The MAX8741/ MAX8742 contain fault-protection circuits that monitor the main PWM outputs for undervoltage and overvoltage. A power-on sequence block controls the powerup timing of the main PWMs and determines whether one or both of the outputs are monitored for undervoltage faults. The MAX8742 includes a secondary feedback network and 12V linear regulator to generate a 12 V output from a coupled-inductor flyback winding. The MAX8741 has a secondary feedback input (SECFB) instead, which allows a quasi-regulated, adjustable output, coupledinductor flyback winding to be attached to either the 3.3 V or the 5 V main inductor. Bias generator blocks include the 5 V IC internal rail (VL) linear regulator, 2.5 V precision reference, and automatic bootstrap switchover circuit. The PWMs share a common $333 \mathrm{kHz} / 500 \mathrm{kHz}$ synchronizable oscillator.
These internal IC blocks are not powered directly from the battery. Instead, the 5 V VL linear regulator steps down the battery voltage to supply both $V_{L}$ and the gate drivers. The synchronous-switch gate drivers are directly powered from VL, while the high-side switch gate drivers are indirectly powered from VL by an external diode-capacitor boost circuit. An automatic bootstrap circuit turns off the 5 V linear regulator and powers the IC from the 5V PWM output voltage if the output is above 4.5 V .

## PWM Controller Block

The two PWM controllers are nearly identical. The only differences are fixed output settings ( 3.3 V vs. 5 V ), the VL/CSL5 bootstrap switch connected to the 5V PWM, and SECFB. The heart of each current-mode PWM controller is a multi-input, open-loop comparator that sums
three signals: the output-voltage error signal with respect to the reference voltage, the current-sense signal, and the slope-compensation ramp (Figure 3). The PWM controller is a direct-summing type, lacking a traditional error amplifier and the phase shift associated with it. This direct-summing configuration approaches ideal cycle-by-cycle control over the output voltage.
When $\overline{\text { SKIP }}=$ low, idle-mode circuitry automatically optimizes efficiency throughout the load current range. Idle mode dramatically improves light-load efficiency by reducing the effective frequency, which reduces switching losses. It keeps the peak inductor current above $25 \%$ of the full current limit in an active cycle, allowing subsequent cycles to be skipped. Idle mode transitions seamlessly to fixed-frequency PWM operation as load current increases.
With $\overline{\mathrm{SKIP}}=$ high, the controller always operates in fixedfrequency PWM mode for lowest noise. Each pulse from the oscillator sets the main PWM latch that turns on the high-side switch for a period determined by the duty factor (approximately VOUT / VIN). As the high-side switch turns off, the synchronous-rectifier latch sets; 60ns later, the low-side switch turns on. The low-side switch stays on until the beginning of the next clock cycle.
In PWM mode, the controller operates as a fixed-frequency current-mode controller where the duty ratio is set by the input/output voltage ratio. The current-mode feedback system regulates the peak inductor-current value as a function of the output-voltage error signal. In continuous-conduction mode, the average inductor current is nearly the same as the peak current, so the circuit acts as a switch-mode transconductance amplifier. This pushes the second output LC filter pole, normally found in a duty-factor-controlled (voltage-mode) PWM, to a higher frequency. To preserve inner-loop stability and eliminate regenerative inductor current "staircasing," a slope-compensation ramp is summed into the main PWM comparator to make the apparent duty factor less than $50 \%$.
The MAX8741/MAX8742 use a relatively low loop gain, allowing the use of lower-cost output capacitors. The relative gains of the voltage-sense and current-sense inputs are weighted by the values of current sources that bias three differential input stages in the main PWM comparator (Figure 4). The relative gain of the voltage comparator to the current comparator is internally fixed at $\mathrm{K}=2: 1$. The low loop gain results in the $2 \%$ typical load-regulation error. The low value of loop gain helps reduce output-filter-capacitor size and cost by shifting the unity-gain crossover frequency to a lower level.

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown



Figure 2. MAX8742 Functional Diagram

500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown


Figure 3. PWM Controller Functional Diagram

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

Table 3. $\overline{\text { SKIP PWM Table }}$

| $\overline{\text { SKIP }}$ | LOAD CURRENT | MODE |  |
| :---: | :---: | :---: | :--- |
| Low | Light | Idle | Pulse skipping, supply current $=250 \mu \mathrm{~A}$ at VIN $=12 \mathrm{~V}$, discontinuous inductor |
| Low | Heavy | PWM | Constant-frequency PWM continuous-inductor current |
| High | Light | PWM | Constant-frequency PWM continuous-inductor current |
| High | Heavy | PWM | Constant-frequency PWM continuous-inductor current |



Figure 4. Main PWM Comparator Block Diagram

The output filter capacitors (Figure 1, C1 and C2) set a dominant pole in the feedback loop that must roll off the loop gain to unity before encountering the zero introduced by the output capacitor's parasitic resistance (ESR) (see the Design Procedure section). A 50 kHz pole-zero cancellation filter provides additional rolloff above the unity-gain crossover. This internal 50 kHz lowpass compensation filter cancels the zero due to fil-ter-capacitor ESR. The 50 kHz filter is included in the loop in both fixed-output and adjustable-output modes.

## Synchronous Rectifier Driver (DL)

Synchronous rectification reduces conduction losses in the rectifier by shunting the normal Schottky catch diode with a low-resistance MOSFET switch. Also, the synchronous rectifier ensures proper startup of the boost gate-driver circuit.
If the circuit is operating in continuous-conduction mode, the DL drive waveform is the complement of the DH high-side drive waveform (with controlled dead time to prevent cross-conduction or "shoot-through"). In discontinuous (light-load) mode, the synchronous switch is
turned off as the inductor current falls through zero. The synchronous rectifier works under all operating conditions, including idle mode.
The SECFB signal further controls the synchronous switch timing in order to improve multiple-output cross-regulation (see the Secondary Feedback Regulation Loop section).

Internal VL and REF Supplies An internal regulator produces the 5 V supply $\left(\mathrm{V}_{\mathrm{L}}\right)$ that powers the PWM controller, logic, reference, and other blocks within the IC. This 5 V low-dropout linear regulator supplies up to 25 mA for external loads, with a reserve of 25 mA for supplying gate-drive power. Bypass VL to GND with 4.7 $\mu \mathrm{F}$.
Important: Ensure that $\mathrm{V}_{\mathrm{L}}$ does not exceed 6V. Measure VL with the main output fully loaded. If it is pumped above 5.5 V , either excessive boost-diode capacitance or excessive ripple at $\mathrm{V}+$ is the probable cause. Use only small-signal diodes for the boost circuit ( 10 mA to 100 mA Schottky or 1 N 4148 are preferred), and bypass $\mathrm{V}+$ to PGND with $4.7 \mu \mathrm{~F}$ directly at the package pins.

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

The 2.5 V reference (REF) is accurate to $\pm 2 \%$ over temperature, making REF useful as a precision system reference. Bypass REF to GND with $1 \mu \mathrm{~F}$ (min). REF can supply up to 5 mA for external loads. (Bypass REF with a minimum $1 \mu \mathrm{~F} / \mathrm{mA}$ reference load current.) However, if extremely accurate specifications for both the main output voltages and REF are essential, avoid loading REF more than $100 \mu \mathrm{~A}$. Loading REF reduces the main output voltage slightly, because of the reference loadregulation error.
When the 5 V main output voltage is above 4.5 V , an internal p-channel MOSFET switch connects CSL5 to VL, while simultaneously shutting down the $V_{L}$ linear regulator. This action bootstraps the IC, powering the internal circuitry from the output voltage, rather than through a linear regulator from the battery. Bootstrapping reduces power dissipation due to gate charge and quiescent losses by providing that power from a 90\%-efficient switch-mode source, rather than from a much-less-efficient linear regulator.

## Boost High-Side Gate-Drive Supply (BST3 and BST5)

Gate-drive voltage for the high-side n-channel switches is generated by a flying-capacitor boost circuit (Figure 2). The capacitor between BST_ and LX_ is alternately charged from the VL supply and placed parallel to the high-side MOSFET's gate-source terminals. On startup, the synchronous rectifier (low-side MOSFET) forces LX_ to 0 V and charges the boost capacitors to 5 V . On the second half-cycle, the SMPS turns on the high-side MOSFET by closing an internal switch between BST_ and DH_. This provides the necessary enhancement voltage to turn on the high-side switch, an action that "boosts" the 5 V gate-drive signal above the battery voltage.
Ringing at the high-side MOSFET gate (DH3 and DH5) in discontinuous-conduction mode (light loads) is a natural operating condition. It is caused by residual energy in the tank circuit, formed by the inductor and stray capacitance at the switching node, LX. The gate-drive negative rail is referred to LX, so any ringing there is directly coupled to the gate-drive output.

## Current-Limiting and Current-Sense Inputs (CSH and CSL)

The current-limit circuit resets the main PWM latch and turns off the high-side MOSFET switch whenever the voltage difference between CSH and CSL exceeds 100 mV . This limiting is effective for both current flow directions, putting the threshold limit at $\pm 100 \mathrm{mV}$. The tolerance on the positive current limit is $\pm 20 \%$, so the external low-value sense resistor (R1) must be sized for $80 \mathrm{mV} /$ IPEAK, where IPEAK is the required peak induc-
tor current to support the full load current, while components must be designed to withstand continuouscurrent stresses of $120 \mathrm{mV} / \mathrm{R} 1$.
For breadboarding or for very-high-current applications, it may be useful to wire the current-sense inputs with a twisted pair, rather than PC traces. (This twisted pair need not be special; two pieces of wire-wrap wire twisted together is sufficient.) This reduces the possible noise picked up at CSH_ and CSL_, which can cause unstable switching and reduced output current. The CSL5 input also serves as the IC's bootstrap supply input. Whenever VCSL5 > 4.5V, an internal switch connects CSL5 to VL.

## Oscillator Frequency and Synchronization (SYNC)

 The SYNC input controls the oscillator frequency. Low selects 333 kHz ; high selects 500 kHz . SYNC can also be used to synchronize with an external 5 V CMOS or TTL clock generator. SYNC has a guaranteed 400 kHz to 583 kHz capture range. A high-to-low transition on SYNC initiates a new cycle.Operating at 500 kHz optimizes the application circuit for component size and cost; 333kHz operation provides increased efficiency, lower dropout, and improved loadtransient response at low input-output voltage differences (see the Low-Voltage Operation section).

## Shutdown Mode

Holding $\overline{\text { SHDN }}$ low puts the IC into its $4 \mu \mathrm{~A}$ shutdown mode. SHDN is logic input with a threshold of about 1 V (the $\mathrm{V}_{T H}$ of an internal n-channel MOSFET). For automatic startup, bypass $\overline{\text { SHDN }}$ to GND with a $0.01 \mu \mathrm{~F}$ capacitor and connect it to $\mathrm{V}+$ through a $220 \mathrm{k} \Omega$ resistor.

## Power-Up Sequencing and ON/OFF Controls

 Startup is controlled by RUN/ON3 and TIME/ON5 in conjunction with SEQ. With SEQ connected to REF, the two control inputs act as separate ON/OFF controls for each supply. With SEQ connected to VL or GND, RUN/ON3 becomes the master ON/OFF control input and TIME/ON5 becomes a timing pin, with the delay between the two supplies determined by an external capacitor. The delay is approximately $800 \mu \mathrm{~s} / \mathrm{nF}$. The 3.3V supply powers up first if SEQ is connected to VL , and the 5 V supply is first if SEQ is connected to GND. When driving TIME/ON5 as a control input with external logic, always place a resistor ( $>1 \mathrm{k} \Omega$ ) in series with the input. This prevents possible crowbar current due to the internal discharge pulldown transistor, which turns on in standby mode and momentarily at the first powerup or in shutdown mode.
# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

DL_ is kept low whenever the corresponding SMPS is disabled, and in shutdown. Since the outputs are not actively discharged by the SMPS controller, the negative output voltage caused by quickly discharging the output through the inductor and low-side MOSFET is eliminated. The output voltage discharges at a rate determined only by the output capacitance and load current.

## $\overline{\text { RESET Power-Good Voltage Monitor }}$

 The power-good monitor generates a system RESET signal. At first power-up, $\overline{\text { RESET }}$ is held low until both the 3.3 V and 5 V SMPS outputs are in regulation. At this point, an internal timer begins counting oscillator pulses, and RESET continues to be held low until 32,000 cycles have elapsed. After this timeout period ( 64 ms at 500 kHz or 96 ms at 333 kHz ), $\overline{\text { RESET }}$ is actively pulled up to $\mathrm{V}_{\mathrm{L}}$. If SEQ is connected to REF (for separate ON3/ON5 controls), only the 3.3V SMPS is monitoredthe 5V SMPS is ignored.
## Output Undervoltage Shutdown Protection

The output undervoltage-lockout circuit is similar to foldback current limiting, but employs a timer rather than a variable current limit. Each SMPS has an undervoltage protection circuit that is activated 4096 clock cycles after the SMPS is enabled. If either SMPS output is under $70 \%$ of the nominal value, both SMPSs are latched off with $\mathrm{DH}_{-}$and $\mathrm{DL}_{-}$driven low. They won't restart until SHDN or RUN/ON3 is toggled, or until $\mathrm{V}_{+}$ power is cycled below 1 V .

## Output Overvoltage Protection

Both SMPS outputs are monitored for overvoltage. If either output is more than $7 \%$ above the nominal regulation point, both SMPS outputs are latched off and the low-side gate driver (DL_) of the faulted side is latched
high. The SMPS does not restart until $\overline{\text { SHDN }}$ is brought low and $V_{L}$ falls below its 2 V (typ) POR level.
To ensure overvoltage protection on initial power-up, connect signal diodes from both output voltages to $\mathrm{V}_{\mathrm{L}}$ (cathodes to $V_{L}$ ) to eliminate the $V_{L}$ power-up delay. This circuitry protects the load from accidental overvoltage caused by a short circuit across the high-side power MOSFETs. This scheme relies on the presence of a fuse, in series with the battery, which is blown by the resulting crowbar current.

Low-Noise Operation (PWM Mode) PWM mode $\overline{(S K I P}=$ high) minimizes RF and audio interference in noise-sensitive applications (such as hi-fi multi-media-equipped systems), cellular phones, RF communicating computers, and electromagnetic pen entry systems. See the summary of operating modes in Table 3. $\overline{\text { SKIP }}$ can be driven from an external logic signal.
Interference due to switching noise is reduced in PWM mode by ensuring a constant switching frequency, thus concentrating the emissions at a known frequency outside the system audio or IF bands. Choose an oscillator frequency for which switching frequency harmonics do not overlap a sensitive frequency band. If necessary, synchronize the oscillator to a tight-tolerance external clock generator. To extend the output-voltage regulation range, constant operating frequency is not maintained under overload or dropout conditions (see the Dropout Operation section).
PWM mode ( $\overline{\mathrm{SKIP}}=$ high) forces two changes upon the PWM controllers. First, it disables the minimum-current comparator, ensuring fixed-frequency operation. Second, it changes the detection threshold for reverse current limit from 0 to -100 mV , allowing the inductor

Table 4. Operating Modes

| $\overline{\text { SHDN }}$ | SEQ | RUN/ON3 | TIME/ON5 | MODE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Low | X | X | X | Shutdown | All circuit blocks turned off. Supply current $=4 \mu \mathrm{~A}$. |
| High | REF | Low | Low | Standby | Both SMPSs off. Supply current $=30 \mu \mathrm{~A}$. |
| High | REF | High | Low | Run | 3.3V SMPS enabled/5V off. |
| High | REF | Low | High | Run | 5 V SMPS enabled/3.3V off. |
| High | REF | High | High | Run | Both SMPSs enabled. |
| High | GND | Low | Timing capacitor | Standby | Both SMPSs off. Supply current $=30 \mu \mathrm{~A}$. |
| High | GND | High | Timing capacitor | Run | Both SMPSs enabled. 5V enabled before 3.3V. |
| High | $\mathrm{V}_{\mathrm{L}}$ | Low | Timing capacitor | Standby | Both SMPSs off. Supply current $=30 \mu \mathrm{~A}$. |
| High | VL | High | Timing capacitor | Run | Both SMPSs enabled. 3.3V enabled before 5V. |

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

current to reverse at light loads. This results in fixed-frequency operation and continuous inductor-current flow. This eliminates discontinuous-mode inductor ringing and improves cross-regulation of transformer-coupled multiple-output supplies, particularly in circuits that do not use additional secondary regulation through SECFB or VDD.
In most applications, connect $\overline{\text { SKIP }}$ to GND to minimize quiescent supply current. VL supply current with $\overline{\text { SKIP }}$ high is typically 30 mA , depending on external MOSFET gate capacitance and switching losses.

## Internal Digital Soft-Start Circuit

Soft-start allows a gradual increase of the internal cur-rent-limit level at startup to reduce input surge currents. Both SMPSs contain internal digital soft-start circuits, each controlled by a counter, a digital-to-analog converter (DAC), and a current-limit comparator. In shutdown or standby mode, the soft-start counter is reset to zero. When an SMPS is enabled, its counter starts counting oscillator pulses, and the DAC begins incrementing the comparison voltage applied to the currentlimit comparator. The DAC output increases from 0 to 100 mV in five equal steps as the count increases to 512 clocks. As a result, the main output capacitor charges up relatively slowly. The exact time of the output rise depends on output capacitance and load current, and is typically $600 \mu$ s with a 500 kHz oscillator.

## Dropout Operation

Dropout (low input-output differential operation) is enhanced by stretching the clock pulse width to increase the maximum duty factor. The algorithm follows: if the output voltage (VOUT) drops out of regulation without the current limit having been reached, the SMPS skips an off-time period (extending the on-time). At the end of the cycle, if the output is still out of regulation, the SMPS skips another off-time period. This action can continue until three off-time periods are skipped, effectively dividing the clock frequency by as much as four.
The typical PWM minimum off-time is 300 ns , regardless of the operating frequency. Lowering the operating frequency raises the maximum duty factor above $97 \%$.

## Adjustable-Output Feedback

 (Dual-Mode FB)Fixed, preset output voltages are selected when FB_ is connected to ground. Adjusting the main output voltage with external resistors is simple for any of the MAX8741/MAX8742, through resistor-dividers connect-
ed to FB3 and FB5 (Figure 2). Calculate the output voltage with the following formula:

$$
\text { VOUT }=\operatorname{VREF}(1+R 1 / R 2)
$$

where $V_{\text {REF }}=2.5 \mathrm{~V}$ nominal .
The nominal output should be set approximately $1 \%$ or $2 \%$ high to make up for the MAX8741/MAX8742-2\% typical load-regulation error. For example, if designing for a 3.0V output, use a resistor ratio that results in a nominal output voltage of 3.05 V . This slight offsetting gives the best possible accuracy. Recommended normal values for R2 range from $5 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$. To achieve a 2.5 V nominal output, connect FB_ directly to CSL_.
Remote output-voltage sensing, while not possible in fixed-output mode due to the combined nature of the voltage-sense and current-sense inputs (CSL3 and CSL5), is easy to do in adjustable mode by using the top of the external resistor-divider as the remote sense point.
When using adjustable mode, it is a good idea to always set the "3.3V output" to a lower voltage than the " 5 V output." The 3.3 V output must always be less than $\mathrm{V}_{\mathrm{L}}$, so that the voltage on CSH3 and CSL3 is within the common-mode range of the current-sense inputs. While $\mathrm{V}_{\mathrm{L}}$ is nominally 5 V , it can be as low as 4.7 V when linearly regulating, and as low as 4.2 V when automatically bootstrapped to CSH5.

Secondary Feedback Regulation Loop (SECFB or VDD)
A flyback-winding control loop regulates a secondary winding output, improving cross-regulation when the primary output is lightly loaded or when there is a low input-output differential voltage. If VDD or SECFB falls below its regulation threshold, the low-side switch is turned on for an extra $0.75 \mu \mathrm{~s}$. This reverses the inductor (primary) current, pulling current from the output filter capacitor and causing the flyback transformer to operate in forward mode. The low impedance presented by the transformer secondary in forward mode dumps current into the secondary output, charging up the secondary capacitor and bringing VDD or SECFB back into regulation. The secondary feedback loop does not improve secondary output accuracy in normal flyback mode, where the main (primary) output is heavily loaded. In this condition, secondary output accuracy is determined by the secondary rectifier drop, transformer turns ratio, and accuracy of the main output

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

voltage. A linear postregulator may still be needed to meet strict output-accuracy specifications.
The MAX8742 has a VDD pin that regulates at a fixed 13.5 V , set by an internal resistor-divider. The MAX8741 has an adjustable secondary-output voltage set by an external resistor-divider on SECFB (Figure 5). Ordinarily, the secondary regulation point is set $5 \%$ to $10 \%$ below the voltage normally produced by the flyback effect. For example, if the output voltage as determined by turns ratio is 15 V , set the feedback resistor ratio to produce 13.5 V . Otherwise, the SECFB one-shot might be triggered unintentionally, unnecessarily increasing supply current and output noise.
$12 V$ Linear-Regulator Output (MAX8742) The MAX8742 includes a 12V linear-regulator output capable of delivering 120 mA of output current. Typically, greater current is available at the expense of output accuracy. If an accurate output of more than 120 mA is needed, an external pass transistor can be added. The circuit in Figure 6 delivers more than 200 mA . Total output current is constrained by the $\mathrm{V}+$ input voltage and the transformer primary load (see the Maximum VDD Output Current vs. Input Voltage graphs in the Typical Operating Characteristics).


Figure 5. Adjusting the Secondary Output Voltage with SECFB

## Design Procedure

The three predesigned $3 \mathrm{~V} / 5 \mathrm{~V}$ standard application circuits (Figure 1 and Table 1) contain ready-to-use solutions for common application needs. Also, one standard flyback transformer circuit supports the 120UT linear regulator in the Applications Information section. Use the following design procedure to optimize these basic schematics for different voltage or current requirements. Before beginning a design, however, firmly establish the following:

- Maximum Input (Battery) Voltage, VIN(MAX). This value should include the worst-case conditions, such as no-load operation when a battery charger or AC adapter is connected but no battery is installed. VIN(MAX) must not exceed 30V.
- Minimum Input (Battery) Voltage, $\operatorname{Vin(min)}$. This should be taken at full load under the lowest battery conditions. If $\mathrm{VIN}(\mathrm{MIN})$ is less than 4.2 V , use an external circuit to externally hold $V_{L}$ above the VL undervolt-age- lockout threshold. If the minimum input-output difference is less than 1.5 V , the filter capacitance required to maintain good AC load regulation increases (see the Low-Voltage Operation section).


Figure 6. Increased 12V Linear-Regulator Output Current

# 500kHz Multi－Output Power－Supply Controllers with High Impedance in Shutdown 

## Inductor Value

The exact inductor value is not critical and can be freely adjusted to make trade－offs between size，cost， and efficiency．Lower inductor values minimize size and cost but reduce efficiency due to higher peak－cur－ rent levels．The smallest inductor is achieved by lower－ ing the inductance until the circuit operates at the border between continuous and discontinuous mode． Further reducing the inductor value below this crossover point results in discontinuous－conduction operation even at full load．This helps lower output－filter capacitance requirements，but efficiency suffers due to high $I^{2} R$ losses．On the other hand，higher inductor val－ ues mean greater efficiency，but resistive losses due to extra wire turns eventually exceed the benefit gained from lower peak－current levels．Also，high inductor val－ ues can affect load－transient response（see the VSAG equation in the Low－Voltage Operation section）．The equations that follow are for continuous－conduction operation，since the MAX8741／MAX8742 are intended mainly for high－efficiency，battery－powered applica－ tions．Discontinuous conduction does not affect normal idle－mode operation．
Three key inductor parameters must be specified：induc－ tance value（L），peak current（IPEAK），and DC resistance （ RDC ）．The following equation includes a constant（LIR）， which is the ratio of inductor peak－to－peak AC current to DC load current．A higher LIR value allows smaller inductance but results in higher losses and higher ripple． A good compromise between size and losses is found at a $30 \%$ ripple－current to load－current ratio（LIR $=0.3$ ）， which corresponds to a peak－inductor current 1.15 times higher than the DC load current：

$$
L=\frac{V_{\text {OUT }}\left(V_{\text {IN(MAX }}-V_{\text {OUT }}\right)}{V_{\text {INIMAX })} \times f \times \text { IOUT } \times \text { LIR }}
$$

where：
$f=$ switching frequency，normally 333 kHz or 500 kHz IOUT＝maximum DC load current
LIR＝ratio of AC to DC inductor current，typically 0．3； should be $>0.15$

The nominal peak－inductor current at full load is $1.15 \times$ lout if the above equation is used；otherwise，the peak current can be calculated by：

$$
\text { IPEAK }=\mathrm{L}_{\text {LOAD }}+\frac{\left(V_{\text {OUT }}\left(V_{\text {IN(MAX }}-V_{\text {OUT }}\right)\right)}{2 \times f \times \mathrm{L} \times \mathrm{V}_{\text {IN(MAX }}}
$$

The inductor＇s DC resistance should be low enough that RDC $\times$ IPEAK $<100 \mathrm{mV}$ ，as it is a key parameter for effi－ ciency performance．If a standard off－the－shelf inductor is not available，choose a core with an $\mathrm{LI}^{2}$ rating greater than $L \times$ IPEAK $^{2}$ and wind it with the largest diameter wire that fits the winding area．Ferrite core material is strongly preferred．Shielded－core geometries help keep noise， EMI，and switching－waveform jitter low．

Current－Sense Resistor Value The current－sense resistor value is calculated accord－ ing to the worst－case low current－limit threshold voltage （from the Electrical Characteristics）and the peak inductor current：

$$
\mathrm{R}_{\text {SENSE }}=\frac{80 \mathrm{mV}}{\text { PEAK }}
$$

Use IPEAK from the second equation in the Inductor Value section．
Use the calculated value of RSENSE to size the MOSFET switches and specify inductor saturation－current ratings according to the worst－case high current－limit threshold voltage：

$$
\text { IPEAK }(\mathrm{MAX})=\frac{120 \mathrm{mV}}{R_{\text {SENSE }}}
$$

Low－inductance resistors，such as surface－mount metal－film，are recommended．

## Input－Capacitor Value

The input filter capacitor is usually selected according to input ripple－current requirements and voltage rating， rather than capacitor value．Ceramic capacitors or Sanyo OS－CON capacitors are typically used to handle the power－up surge currents，especially when connect－ ing to robust AC adapters or low－impedance batteries． RMS input ripple current（IRMS）is determined by the input voltage and load current，with the worst case occurring at $\mathrm{V}_{\mathrm{IN}}=2 \times$ VOUT：

$$
I_{\text {RMS }}=I_{\text {LOAD }} \times \frac{\sqrt{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}}{V_{I_{\mathbb{N}}}}
$$

Therefore，when VIN is $2 \times$ Vout：

$$
\mathrm{I}_{\mathrm{RMS}}=\frac{\mathrm{I}_{\mathrm{LOAD}}}{2}
$$

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

Bypassing V+
Bypass the $\mathrm{V}+$ input with a $4.7 \mu \mathrm{~F}$ tantalum capacitor paralleled with a $0.1 \mu \mathrm{~F}$ ceramic capacitor, close to the IC. A $10 \Omega$ series resistor to VIN is also recommended.

## Bypassing VL

Bypass the $V_{L}$ output with a $4.7 \mu \mathrm{~F}$ tantalum capacitor paralleled with a $0.1 \mu \mathrm{~F}$ ceramic capacitor, close to the device.

Output-Filter Capacitor Value The output-filter capacitor values are generally determined by the ESR and voltage-rating requirements, rather than actual capacitance requirements for loop stability. In other words, the low-ESR electrolytic capacitor that meets the ESR requirement usually has more output capacitance than is required for AC stability. Use only specialized low-ESR capacitors intended for switchingregulator applications, such as AVX TPS, Sanyo POSCAP, or Kemet T510. To ensure stability, the capacitor must meet both minimum capacitance and maximum ESR values as given in the following equations:

$$
\begin{array}{r}
C_{\text {OUT }}> \\
V_{\text {REF }}\left(1+V_{\text {OUT }} / V_{\text {IN(MIN })}\right) \\
V_{\text {OUT }} \times R_{\text {SENSE }} \times f
\end{array} \frac{R_{\text {SENSE }} \times V_{\text {OUT }}}{V_{\text {REF }}}, ~ l
$$

These equations are worst case, with $45^{\circ}$ of phase margin to ensure jitter-free, fixed-frequency operation and provide a nicely damped output response for zero to full-load step changes. Some cost-conscious designers may wish to bend these rules with less-expensive capacitors, particularly if the load lacks large step changes. This practice is tolerable if some bench testing over temperature is done to verify acceptable noise and transient response.
No well-defined boundary exists between stable and unstable operation. As phase margin is reduced, the first symptom is a bit of timing jitter, which shows up as blurred edges in the switching waveforms where the scope does not quite sync up. Technically speaking, this jitter (usually harmless) is unstable operation, since the duty factor varies slightly. As capacitors with higher ESRs are used, the jitter becomes more pronounced, and the load-transient output-voltage waveform starts looking ragged at the edges. Eventually, the load-transient waveform has enough ringing on it that the peak noise levels exceed the allowable output-voltage tolerance. Note that even with zero phase margin and gross instability present, the output-voltage noise never gets much worse than IPEAK $\times$ RESR (under constant loads).

The output-voltage ripple is usually dominated by the filter capacitor's ESR, and can be approximated as IRIPPLE $\times$ RESR. There is also a capacitive term, so the full equation for ripple in continuous-conduction mode is $\operatorname{VNOISE}(P-P)=$ IRIPPLE $\times[$ RESR $+1 /(2 \times \pi \times f \times$ COUT)]. In idle mode, the inductor current becomes discontinuous, with high peaks and widely spaced pulses, so the noise can actually be higher at light load (compared to full load). In idle mode, calculate the output ripple as follows:

$$
\begin{aligned}
& V_{\text {NOISE }(P-P)}=\frac{0.025 \times R_{\text {ESR }}}{R_{\text {SENSE }}}+ \\
& \frac{0.0003 \times L \times\left[1 / V_{\text {OUT }}+1 /\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)\right]}{R_{\text {SENSE }} \times \mathrm{C}_{\text {OUT }}}
\end{aligned}
$$

Transformer Design (for Auxiliary Outputs Only)
Buck-plus-flyback applications, sometimes called "cou-pled-inductor" topologies, need a transformer to generate multiple output voltages. Performing the basic electrical design is a simple task of calculating turns ratios and adding the power delivered to the secondary to calculate the current-sense resistor and primary inductance. However, extremes of low input-output differentials, widely different output loading levels, and high turns ratios can complicate the design due to parasitic transformer parameters such as interwinding capacitance, secondary resistance, and leakage inductance. For examples of what is possible with realworld transformers, see the Maximum VdD Output Current vs. Input Voltage graph in the Typical Operating Characteristics.
Power from the main and secondary outputs is combined to get an equivalent current referred to the main output voltage (see the Inductor Value section for parameter definitions). Set the current-sense resistor value at $80 \mathrm{mV} /$ ITOTAL.
PTOTAL = the sum of the output power from all outputs
ITOTAL = PTOTAL $/$ VOUT $=$ the equivalent output current referred to VOUT

$$
\begin{aligned}
& L_{\text {PRIMARY }}=\frac{V_{\text {OUT }}\left(V_{\text {IN(MAX })}-V_{\text {OUT }}\right)}{V_{\text {IN(MAX }} \times f \times\left.\right|_{\text {TOTAL }} \times L I R} \\
& \text { Turns Ratio } N=\frac{V_{\text {SEC }}+V_{\text {FWD }}}{V_{\text {OUT(MIN })}+V_{\text {RECT }}+V_{\text {SENSE }}}
\end{aligned}
$$

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

where:
VSEC = the minimum required rectified secondary output voltage
$V_{\text {FWD }}=$ the forward drop across the secondary rectifier
$\operatorname{VOUT}(\mathrm{MIN})=$ the minimum value of the main output voltage (from the Electrical Characteristics tables)
$\mathrm{V}_{\text {RECT }}=$ the on-state voltage drop across the synchronous-rectifier MOSFET
VSENSE $=$ the voltage drop across the sense resistor
In positive-output applications, the transformer secondary return is often referred to the main output voltage, rather than to ground, to reduce the needed turns ratio. In this case, the main output voltage must first be subtracted from the secondary voltage to obtain VSEC.

## Selecting Other Components <br> MOSFET Switches

The high-current n -channel MOSFETs must be logiclevel types with guaranteed on-resistance specifications at $\mathrm{VGS}=4.5 \mathrm{~V}$. Lower gate-threshold specifications are better (i.e., 2 V max rather than 3 V max). Drain-source breakdown voltage ratings must at least equal the maximum input voltage, preferably with a $20 \%$ derating factor. The best MOSFETs have the lowest on-resistance per nanocoulomb of gate charge. Multiplying $\operatorname{RDS}(\mathrm{ON}) \times \mathrm{QG}_{\mathrm{G}}$ provides a good figure for comparing various MOSFETs. Newer MOSFET process technologies with dense cell structures generally perform best. The internal gate drivers tolerate $>100 \mathrm{nC}$ total gate charge, but 70 nC is a more practical upper limit to maintain best switching times.
In high-current applications, MOSFET package power dissipation often becomes a dominant design factor. ${ }^{2} \mathrm{R}$ p power losses are the greatest heat contributor for both high-side and low-side MOSFETs. I2R losses are distributed between Q1 and Q2 according to duty factor (see the following equations). Generally, switching losses affect only the upper MOSFET, since the Schottky rectifier clamps the switching node in most cases before the synchronous rectifier turns on. Gatecharge losses are dissipated by the driver and do not heat the MOSFET. Calculate the temperature rise according to package thermal-resistance specifications to ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature. The worst-case dissipation for the high-side MOSFET
occurs at both extremes of input voltage, and the worst-case dissipation for the low-side MOSFET occurs at maximum input voltage:

$$
\begin{aligned}
& P_{\text {upperFET }}=\text { LOAD }^{2} \times R_{\text {DS(ON }} \times \text { DUTY } \\
& +V_{I N} \times \text { LIOAD } \times f \times \\
& \left(\frac{V_{\text {IN }} \times C_{\text {RSS }}}{I_{\text {GATE }}}+20 \mathrm{~ns}\right) \\
& P_{\text {upperFET }}=\text { LOAD }^{2} \times R_{\text {DS(ON }} \times(1-\text { DUTY }) \\
& \text { DUTY }=\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{Q} 2}\right) /\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{Q} 1}\right)
\end{aligned}
$$

where:
on-state voltage drop $\mathrm{V}_{\mathrm{Q}_{-}}=\mathrm{I}_{\mathrm{LOAD}} \times \operatorname{RDS}(\mathrm{ON})$
CRSS $=$ MOSFET reverse transfer capacitance
IGATE $=$ DH driver peak output current capability (1A typ)
20ns = DH driver inherent rise/fall time
During short circuit, the MAX8741/MAX8742s' output undervoltage shutdown protects the synchronous rectifier under output short-circuit conditions.
To reduce EMI, add a $0.1 \mu \mathrm{~F}$ ceramic capacitor from the high-side switch drain to the low-side switch source.

## Rectifier Clamp Diode

The rectifier diode is a clamp across the low-side MOSFET that catches the negative inductor swing during the 60ns dead time between turning one MOSFET off and each low-side MOSFET on. The latest generations of MOSFETs incorporate a high-speed Schottky diode, which serves as an adequate clamp diode. For MOSFETs without integrated Schottky diodes, place a Schottky diode in parallel with the low-side MOSFET. Use a Schottky diode with a DC current rating equal to $1 / 3$ rd the load current. The Schottky diode's rated reverse breakdown voltage must be at least equal to the maximum input voltage, preferably with a $20 \%$ derating factor.

Boost-Supply Diode
A signal diode such as a 1N4148 works well in most applications. If the input voltage can go below +6 V , use a small (20mA) Schottky diode for slightly improved efficiency and dropout characteristics. Do not use large-power diodes, such as 1N5817 or 1N4001, since high junction capacitance can pump up $V_{L}$ to excessive voltages.

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 


#### Abstract

Rectifier Diode (Transformer Secondary Diode) The secondary diode in coupled-inductor applications must withstand flyback voltages greater than 60V, which usually rules out most Schottky rectifiers. Common silicon rectifiers, such as the 1N4001, are also prohibited because they are too slow. This often makes fast silicon rectifiers such as the MURS120 the only choice. The flyback voltage across the rectifier is related to the VIN - VOUT difference, according to the transformer turns ratio:


$$
V_{\text {FLYBACK }}=V_{S E C}+\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times N
$$

where:
$N=$ the transformer turns ratio SEC/PRI
VSEC $=$ the maximum secondary DC output voltage
VOUT = the primary (main) output voltage
Subtract the main output voltage (VOUT) from VFLYBACK in this equation if the secondary winding is returned to VOUT and not to ground. The diode reversebreakdown rating must also accommodate any ringing due to leakage inductance. The rectifier diode's current rating should be at least twice the DC load current on the secondary output.

## Low-Voltage Operation

Low input voltages and low input-output differential voltages each require extra care in their design. Low absolute input voltages can cause the $V_{L}$ linear regulator to enter dropout and eventually shut itself off. Low input voltages relative to the output (low VIN - VOUT differential) can cause bad load regulation in multi-output flyback applications (see the design equations in the Transformer Design section). Also, low VIN - Vout differentials can also cause the output voltage to sag when the load current changes abruptly. The amplitude of the sag is a function of inductor value and maximum duty factor (an Electrical Characteristics parameter, 97\% guaranteed over temperature at $f=333 \mathrm{kHz}$ ), as follows:

$$
V_{\text {SAG }}=\frac{\mathrm{I}_{\text {STEP }}{ }^{2} \times \mathrm{L}}{2 \times \mathrm{C}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN(MIN })} \times \mathrm{D}_{\text {MAX }}-\mathrm{V}_{\text {OUT }}\right)}
$$

The cure for low-voltage sag is to increase the output capacitor's value. Take a $333 \mathrm{kHz} / 6 \mathrm{~A}$ application circuit as an example, at $\mathrm{VIN}=+5.5 \mathrm{~V}$, $\mathrm{VOUT}=+5 \mathrm{~V}, \mathrm{~L}=6.7 \mu \mathrm{H}$, $f=333 \mathrm{kHz}$, ISTEP $=3 \mathrm{~A}$ (half-load step), a total capacitance of $470 \mu \mathrm{~F}$ keeps the sag less than 200 mV . The capacitance is higher than that shown in the Typical Application Circuit because of the lower input voltage. Note that only the capacitance requirement increases
and the ESR requirements do not change. Therefore, the added capacitance can be supplied by a low-cost bulk capacitor in parallel with the normal low-ESR capacitor.

## Applications Information

## Heavy-Load Efficiency Considerations

The major efficiency-loss mechanisms under loads are, in the usual order of importance:

- $P\left(I^{2} R\right)=I^{2} R$ losses
- $P($ tran $)=$ transition losses
- $P($ gate $)=$ gate-charge losses
- $P($ diode $)=$ diode-conduction losses
- $P(c a p)=$ input capacitor ESR losses
- $P(I C)=$ losses due to the IC's operating supply current Inductor core losses are fairly low at heavy loads because the inductor's AC current component is small. Therefore, they are not accounted for in this analysis. Ferrite cores are preferred, especially at 300 kHz , but powdered cores, such as Kool-Mu, can work well:
Efficiency $=$ Pout $/$ Pin $\times 100 \%=$ Pout/(POUT + PtOtAL $)$ $\times 100 \%$
Ptotal $=P\left(I^{2} R\right)+P($ tran $)+P($ gate $)+P($ diode $)+$
$P($ cap $)+P(I C)$
$P(I 2 R)=I_{L O A D}^{2} \times(R D C+R D S(O N)+R S E N S E)$
where $R_{D C}$ is the $D C$ resistance of the coil, $R_{D S}(O N)$ is the MOSFET on-resistance, and RSENSE is the currentsense resistor value. The RDS(ON) term assumes identical MOSFETs for the high-side and low-side switches because they time-share the inductor current. If the MOSFETs are not identical, their losses can be estimated by averaging the losses according to duty factor:

$$
\begin{aligned}
P(\text { tran })= & V_{I N} \times I_{\text {LOAD }} \times \\
& f \times \frac{3}{2} \times\left[\left(V_{I N} \times C_{\text {RSS }} / I_{\text {GATE }}\right)-20 n s\right]
\end{aligned}
$$

where CRSS is the reverse transfer capacitance of the high-side MOSFET (a data sheet parameter), IGATE is the DH gate-driver peak output current (1.5A typ), and 20 ns is the rise/fall time of the DH driver (20ns typ):

$$
P(\text { gate })=Q_{G} \times f \times V_{L}
$$

where $\mathrm{V}_{\mathrm{L}}$ is the internal-logic-supply voltage ( 5 V ), and $Q_{G}$ is the sum of the gate-charge values for low-side and high-side switches. For matched MOSFETs, $Q_{G}$ is twice the data sheet value of an individual MOSFET. If Vout is set to less than 4.5 V , replace $\mathrm{V}_{\mathrm{L}}$ in this equation with VBATT. In this case, efficiency can be

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

## Table 5. Low-Voltage Troubleshooting Chart

| SYMPTOM | CONDITION | ROOT CAUSE | SOLUTION |
| :--- | :--- | :--- | :--- |
| Sag or droop in VOUT <br> under step-load change | Low VIN - VOUT <br> differential, <1.5V | Limited inductor-current slew rate <br> per cycle. | Increase bulk output capacitance per <br> formula (see the Low-Voltage Operation <br> section). Reduce inductor value. |
| Dropout voltage is too <br> high (Vout follows VIN as <br> VIN decreases) | Low VIN - VOUT <br> differential, <1V | Maximum duty-cycle limits <br> exceeded. | Reduce operation to 333kHz. Reduce <br> MOSFET on-resistance and coil DCR. |
| Unstable-jitters between <br> different duty factors and <br> frequencies | Low VIN - VOUT <br> differential, <0.5V | Normal function of internal low- <br> dropout circuitry. | Increase the minimum input voltage or <br> ignore. |
| Secondary output does <br> not support a load | Low VIN - VOUT <br> differential, <br> VIN $<1.3 x$ <br> VOUT(MAIN) | Not enough duty cycle left to <br> initiate forward-mode operation. <br> Small AC current in primary <br> cannot store energy for flyback <br> operation. | Reduce operation to 333kHz. Reduce <br> secondary impedances; use a Schottky <br> diode, if possible. Stack secondary <br> winding on the main output. |
| Poor efficiency | Low input voltage, <br> $<5 \mathrm{~V}$ | VLlinear regulator is going into <br> dropout and is not providing <br> good gate-drive levels. | Use a small 20mA Schottky diode for <br> boost diode. Supply VL from an external <br> source. |
| Does not start under load <br> or quits before battery is <br> completely dead | Low input voltage, <br> $<4.5 \mathrm{~V}$ | VL output is so low that it hits the <br> VL UVLO threshold. | Supply V from an external source other <br> than VIN, such as the system 5V supply. |

improved by connecting $V_{L}$ to an efficient 5 V source, such as the system 5 V supply:

$$
P(\text { diode })=I L O A D \times V_{F W D} \times \text { tD } \times f
$$

where tD is the diode-conduction time (120ns typ) and VFWD is the forward voltage of the diode.
This power is dissipated in the MOSFET body diode if no external Schottky diode is used:

$$
\mathrm{P}(\text { cap })=(\mathrm{IRMS})^{2} \times \text { RESR }
$$

where IRMS is the input ripple current as calculated in the Design Procedure and Input-Capacitor Value sections.

## Light-Load Efficiency Considerations

Under light loads, the PWM operates in discontinuous mode, where the inductor current discharges to zero at some point during the switching cycle. This makes the inductor current's AC component high compared to the load current, which increases core losses and I2R losses in the output filter capacitors. For best light-load efficien-
cy, use MOSFETs with moderate gate-charge levels, and use ferrite, MPP, or other low-loss core material.

Lossless-Inductor Current Sensing
The DC resistance (DCR) of the inductor can be used to sense inductor current to improve the efficiency and to reduce the cost by eliminating the sense resistor. Figure 7 shows the sense circuit, where $L$ is the inductance, $\mathrm{RL}_{\mathrm{L}}$ is the inductor DCR, and Rs and Cs form an RC lowpass sense network. If the time constant of the inductor is equal to that of the sense network, i.e.,:

$$
\frac{L}{R_{L}}=R_{S} C_{S}
$$

then the voltage across Cs becomes:

$$
V_{S}=R_{L} \times L
$$

where $I L$ is the inductor current.
Determine the required sense-resistor value using the equation given in the Current-Sense Resistor Value section. Choose an inductor with DCR equal to or greater than the sense resistor value. If the DCR is greater than the sense-resistor value, use a divider to

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

scale down the voltage. Use the maximum inductance and minimum DCR to get the maximum possible inductor time constant. Select Rs and Cs so that the maximum sense-network time constant is equal to or greater than the maximum inductor time constant.

## Reduced Output-Capacitance Application

In applications where higher output ripple is acceptable, lower output capacitance or higher ESR output capacitors can be used. In such cases, cycle-by-cycle stability is maintained by adding feed-forward compensation to offset for the increased output ESR. Figure 8 shows the addition of the feed-forward compensation circuit. CFB provides noise filtering, RFF is the feed-forward resistor, and CLX provides DC blocking. Use 100pF for CFB and ClX. Select RfF according to the equation below:

$$
R_{F F} \leq \frac{4 \times R 3 \times L \times f}{E S R}
$$

Set the value for RfF close to the calculation. Do not make RFF too small as that introduces too much feedforward, possibly causing an overvoltage to be seen at the feedback pin, and changing the mode of operation to a voltage mode.

PC Board Layout Considerations
Good PC board layout is required in order to achieve specified noise, efficiency, and stability performance.


Figure 7. Lossless Inductor Current Sensing

The PC board layout artist must be given explicit instructions, preferably a pencil sketch showing the placement of power-switching components and highcurrent routing. A ground plane is essential for optimum performance. In most applications, the circuit is located on a multilayer board, and full use of the four or more copper layers is recommended. Use the top layer for high-current connections, the bottom layer for quiet connections (REF, SS, GND), and the inner layers for an uninterrupted ground plane. Use the following step-by-step guide:

1) Place the high-power components (Figure 1, C1, C3, C4, Q1, Q2, L1, and R1) first, with their grounds adjacent:

- Priority 1: Minimize current-sense resistor trace lengths and ensure accurate current sensing with Kelvin connections (Figure 9).
- Priority 2: Minimize ground trace lengths in the high-current paths (discussed below).
- Priority 3: Minimize other trace lengths in the high-current paths.
a) Use $>5 \mathrm{~mm}$-wide traces
b) CIN to high-side MOSFET drain: 10 mm max length
c) Rectifier diode cathode to low-side MOSFET: 5 mm max length


Figure 8. Adding Feed-Forward Compensation

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

d) LX node (MOSFETs, rectifier cathode, induc tor): 15 mm max length
Ideally, surface-mount power components are butted up to one another with their ground terminals almost touching. These high-current grounds are then connected to each other with a wide filled zone of top-layer copper so they do not go through vias. The resulting top layer "sub-ground-plane" is connected to the normal inner-layer ground plane at the output ground terminals, which ensures that the IC's analog ground is sensing at the supply's output terminals without interference from IR drops and ground noise. Other high-current paths should also be minimized, but focusing primarily on short ground and current-sense connections eliminates about $90 \%$ of all PC board layout problems.
2) Place the IC and signal components. Keep the main switching nodes (LX nodes) away from sensitive analog components (current-sense traces and REF capacitor). Place the IC and analog components on the opposite side of the board from the powerswitching node. Important: The IC must be no more than 10 mm from the current-sense resistors. Keep the gate-drive traces (DH_, DL_, and BST_) shorter than 20 mm and route them away from $\mathrm{CSH}_{-}, \mathrm{CSL}_{-}$, and REF.


Figure 9. Kelvin Connections for the Current-Sense Resistors
3) Use a single-point star ground where the input ground trace, power ground (subground plane), and normal ground plane meet at the supply's output ground terminal. Connect both IC ground pins and all IC bypass capacitors to the normal ground plane.

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown



Figure 10. Triple-Output Application for the MAX8742

500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown


Figure 11. Dual 6A Notebook Computer Power Supply

# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

| DEVICE | AUXILIARY OUTPUT | SECONDARY FEEDBACK | OVER/UNDERVOLTAGE <br> PROTECTION |
| :--- | :---: | :---: | :---: |
| MAX8741 | None (SECFB input) | Selectable (STEER pin) | Yes |
| MAX8742 | 12 V linear regulator | Feeds into the 5V SMPS | Yes |

Pin Configurations


# 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown 

## _Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX8742EAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX8742EAI + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX8742ETJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |
| MAX8742ETJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 Thin QFN $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ |

+Denotes lead-free package.

## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 0.068 | 0.078 | 1.73 | 1.99 |  |
| A1 | 0.002 | 0.008 | 0.05 | 0.21 |  |
| B | 0.010 | 0.015 | 0.25 | 0.38 |  |
| C | 0.004 | 0.008 | 0.09 |  | 0.20 |
| D | SEE VARIATIONS |  |  |  |  |
| E | 0.205 | 0.212 | 5.20 |  | 5.38 |
| e | 0.0256 BSC | 0.65 |  | BSC |  |
| H | 0.301 | 0.311 | 7.65 | 7.90 |  |
| L | 0.025 | 0.037 | 0.63 | 0.95 |  |
| $\alpha$ | $0 \infty$ | $8 \infty$ | $0 \infty$ | $8 \infty$ |  |


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX | N |
| D | 0.239 | 0.249 | 6.07 | 6.33 | 14 L |
| D | 0.239 | 0.249 | 6.07 | 6.33 | 16 L |
| D | 0.278 | 0.289 | 7.07 | 7.33 | 20 L |
| D | 0.317 | 0.328 | 8.07 | 8.33 | 24 L |
| D | 0.397 | 0.407 | 10.07 | 10.33 | 28L |



NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED . 15 MM (.006").

18PALLAS
3. CONTROLLING DIMENSION: MILLIMETERS.
4. MEETS JEDEC MO150.
5. LEADS TO BE COPLANAR WITHIN 0.10 MM .


500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



## 500kHz Multi-Output Power-Supply Controllers with High Impedance in Shutdown

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. | 16L 5x5 |  |  | 20L 5x5 |  |  | 28L 5x5 |  |  | 32L 5x5 |  |  | 40L 5x5 |  |  |
| SYMBOL | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | \| ${ }^{\text {NOM. }}$ | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 |
| A3 | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.15 | 0.20 | 0.25 |
| D | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| E | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| e | 0.80 BSC. |  |  | 0.65 BSC. |  |  | 0.50 BSC. |  |  | 0.50 BSC . |  |  | 0.40 BSC . |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | 5 | - | 0.25 | - | - | 0.25 | 0.35 | 0.45 |
| L | 0.30 | 0.40 | 0.50 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.40 | 0.50 | 0.60 |
| L1 | - | - | - | - | - | - | - | - | - | - | - | - | 0.30 | 0.40 | 0.50 |
| N | 16 |  |  | 20 |  |  | 28 |  |  | 32 |  |  | 40 |  |  |
| ND | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  | 10 |  |  |
| NE | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  | 10 |  |  |
| JEDEC | WHHB |  |  | WHHC |  |  | WHHD-1 |  |  | WHHD-2 |  |  | ----- |  |  |


| EXPOSED PAD VARIATIONS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. CODES | D2 |  |  | E2 |  |  | L | DOWN BONDS ALLOWED |
|  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | $\pm 0.15$ |  |
| T1655-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |
| T1655-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | YES |
| T1655N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |
| T2055-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |
| T2055-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | YES |
| T2055-4 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |
| T2055-5 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | 0.40 | YES |
| T2855-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | NO |
| T2855-2 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | NO |
| T2855-3 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | YES |
| T2855-4 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | YES |
| T2855-5 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | NO |
| T2855-6 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | NO |
| T2855-7 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 | ** | YES |
| T2855-8 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | 0.40 | YES |
| T2855N-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 | ** | NO |
| T3255-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |
| T3255-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | YES |
| T3255-4 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |
| T3255N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 | ** | NO |
| T4055-1 | 3.20 | 3.30 | 3.40 | 3.20 | 3.30 | 3.40 | ** | YES |

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS
4. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1 T2855-3, AND T2855-6.
10. WARPAGE SHALL NOT EXCEED 0.10 mm
11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY
12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY
13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", $\pm 0.05$.

DRAWING NOT TO SCALE-

## fDPALLAS /VIXKI/VI

TTrie PACKAGE OUTLINE,
$16,20,28,32,40$ L THIN QFN, $5 \times 5 \times 0.8 \mathrm{~mm}$


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    Idle Mode is a trademark of Maxim Integrated Products, Inc. Dual Mode is a trademark of Maxim Integrated Products, Inc.

